AAA
Chapter 1: Introduction
Introduction
Amplifiers
Voltage Amplifier
Current Amplifier
Transresistance Amplifier
Transconductance Amplifier
Amplifier Basic Properties
Inverter
Inverter Basic Properties
CMOS IC Technology
Chapter 2: CMOS Logic Design
Introduction
MOSFET Switch
CMOS Inverter
Properties of CMOS Inverter
Pull Up and Pull Down Networks
Difference between Pull up and Pull down Networks
Rules for Designing Complementary CMOS Gates
NAND Gate
NOR Gate
Combinational Logic
Compound Gates
Worst case PUN and PDN Design
Solved Problems
Pass Transistor Logic
Transmission Gate Logic
Multiplexers
Tristates
Latches
Positive Latch
Negative Latch
Multiplexer based Latch
Flipflops
Registers
Solved Problems
CMOS Design Flow
Fabrication
Layout Design Rules
Layered Representation of Layout
Layout Rules
Design Rule Check
Stick Diagrams
Gate Layouts
Inverter
Two Input NAND Gate
Two Input NOR Gate
Transmission Gate
Three Input NAND Gate
Chapter 3: MOS Transistor Theory
Introduction
MOSFET Physical Structure
MOS IV Characteristics
Threshold Voltage (VTH)
Derivation of IV Characteristics for NMOS Transistor
Linear Region of Operation
Saturation Region of Operation
IV Characteristics of PMOS Transistor
Transconductance (gm)
Non Ideal Effects
Velocity Saturation and Mobility Degradation
Channel Length Modulation
Body Effect
Subthreshold Conduction
Temperature Dependence
Geometry Dependence
Drain Induced Barrier Lowering
Punchthrough
Tunnelling
Junction Leakage
Solved Problems
CV Characteristics
Accumulation Region
Depletion Region
Strong Inversion Region
MOS Capacitance Models
Gate Capacitance Model
Channel Charge Capacitance
MOS Structure Capacitances
Diffusion Capacitance Model
Capacitance Device Model of MOSFET
High Frequency Model of MOSFET
Complementary CMOS Inverter DC Characteristics
Steps for Plotting Inverter DC Characteristics
Voltage Transfer Characteristics (VTC) of Inverter
Beta Ratio Effects
Noise Margin
Ratioed Inverter Transfer Function
Ratioed Logic
PseudoNMOS Inverter Transfer Characteristics
Pass Transistor DC Characteristics
Switch Level RC Delay Model
Solved Problems
Chapter 4: CMOS Processing Technology
Introduction
Silicon Crystal Growth
Wafer Formation
Photolithography
Modern CMOS Technology
nwell Process
pwell Process
Duelwell Process or Twintub Process
Diffusion
Ion Implantation
Oxidation
Contacts and Metalisation
Isolation
Metrology
Layout Design Rules
MOSIS Scalable CMOS Design Rules
Micron (?) Design Rules
CMOS Process Enhancements
Transistors
Interconnect
Circuit Elements
Resistor
Capacitor
University Questions and Answers
Chapter 5: Circuit Characterisation and Performance Estimation
Introduction
Delay Estimation
RC Delay Model
RC Delay Model of Inverter
RC Delay Model of NAND Gate
Elmore Delay Model
Propagation Delay of Input NAND Gate
Parasitic Capacitances
Transistor Sizing of an Inverter
Transistor Sizing for Multistage Inverters
Choosing Best Number of Stages in a Inverter Chain
Logical Effort
Transistor Sizing of Complex Gates
Solved Problems
Power Dissipation
Dynamic Power Dissipation in Inverter
Direct Current Path Power Dissipation
Static Power Dissipation
Power Dissipation in Complex CMOS Gate
Low Power Design
Logic Restructuring
Input Ordering
Interconnect
Interconnect Resistance
Interconnect Capacitance
Interconnect Delay Model
Design Margin
Supply Voltage Variations
Temperature Variations
Process Variations
Design Corner
Reliability
Scaling
Constant Field Scaling
Constant Voltage Scaling
Lateral Scaling
Solved Problems
Chapter 6: Analog Circuits
Introduction
MOSFET Small Signal Model
Common Source Amplifier
CS Amplifier with Current Source Load
CS Amplifier with Diode Connected Load
CS Stage with Source Degeneration
CMOS Inverter as an Amplifier
PMOS Load Inverter
Current Source Load Inverter
Push Pull Inverter
Frequency Response of CS Amplifier
Current Mirrors
Differential Amplifier
Basic Differential Amplifier
Differential Pair with MOS Loads
Differential Pair with Current Source Loads
Differential Amplifier with Active Current Mirror
Simple CMOS Operational Amplifier
Cascode Opamp Topologies
OPamp Topologies
Folded Cascode Opamp
Two Stage Opamp
Signal Conditioning
Sampling of Analog Signals
Signal Quantization
A/D and D/A Converter Blocks
D/A Converter Circuits
Binary Weighted Resistor
RR Ladder DAC
A/D Converter Circuits
Simple Feedback type ADC
DualSlope ADC
Flash ADC
Charge Redistribution ADC
RF Circuits
Low Noise Amplifier (LNA)
Mixers
Oscillator
Chapter 7: Combinational Circuit Design
Introduction
CMOS
Bipolar
BiCMOS
Static CMOS Circuits
Ratioed Circuits
Cascode Voltage Switch Logic
Dynamic Circuits
Clocked CMOS Logic
PE Logic
Domino Logic
npCMOS Logic
Sense Amplifier Circuits
Differential Sense Amplifier
Single Ended Sense Amplifier
BiCMOS Circuits
BiCMOS Inverter
BiCMOS NAND Gate
BiCMOS NOR Gate
Low Power Logic Design
Standard Cell Design
Standard Cell Library
Cell Placement