Home > vlsi projects > Proj 1 Modulator for digital terrestrial television according to the DTMB standard

Project Title: Modulator for digital terrestrial television according to the DTMBstandard

Brief Introduction:

The data that is increasing in electronic television systems raise the demands on information cap capability from the transmission that is current. The capacity of exisiting channels is increased with brand new methods of mistake modification through brand-new needs Modulation and coding. This project presents the design and utilization for the modulator for transmission of electronic tv that is terrestrial to your Chinese DTMB standard. The system is written in VHDL and had been made for execution for an FPGA.

The introduction of electronic television permits additional information become delivered regarding the bandwidth that is real is same this additional limit ability can either be used for offering an elevated meaning picture, providing more standard meaning channels and/or other solutions such as for instance system information along with other styles of interactivity. The signals that may be electronic quality that is high that is regarding offered that they'll have blunder modification and channel re payment abilities compared to analog transmission. This leads to a greater image quality with less noise. Additionally, since the modulation and channel coding component is all digitalized, this may be implemented in a chip that is FPGA. The reality also happen to put in a few modulators using one chip, therefore reducing gear costs. There presently occur lots that is true of for transmission of electronic TV. These differ by taking in mind the properties connected with the channel type and requires using this regularity company that is musical that they are delivered. They compensate for these by for example various methods of modulation, information blunder and framework modification.

Hardware Details:

  • Field Programmable Gate Array
  • Random Access Memory
  • Phase Locked Loop
  • Lookup Table
  • Read Only Memory

Software Details:

* Xilinx ISE Webpack

  • ModelSim
  • Xilinx ChipScope
  • MatLab

Block Diagram:

Figure 1 electronics-tutorial.net

For more details