Home > vlsi projects > Proj 21 Synthesis of Asynchronous Circuits

Project Title: Synthesis of Asynchronous Circuits

Brief Introduction:

The art that occurs is state-of-the synthesis that is high-level of asynchronous circuits is interpretation that is syntax is directed which executes a mapping that is one-to-one of HDL-description into a corresponding circuit. An approach is presented by this project for behavioral synthesis of asynchronous circuits which develops along with syntax directed translation, and permits the designer to do Automated design room research led by area or rate constraints. This project presents an execution that is asynchronous template composed about the data-path and a computer device and its implementation utilizing that is particular the description language that is asynchronous Balsa. This "conventional" template architecture permits us to Adapt synthesis that is conventional is synchronous for resource sharing, scheduling, binding, etc., to your domain of asynchronous circuits. a model product is implemented along with Balsa framework, in addition to the method is illustrated through the implementation of the set of instance circuits. The primary efforts of This will be the fundamental indisputable fact that is fundamental the architecture that is template their execution use that is making of this is asynchronous, in addition to the execution of the model unit.

Hardware Details:

  • ALU.
  • Layout
  • demultiplexor

Software Details:

* Cadence design tools

  • C
  • VHDL
  • Verilog

Block Diagram:

For more details