Project Title: Bit Carry Look Ahead Adder

Brief Introduction:

Adders are some of the most extremely critical information course circuits design that is needing is considerable to help you to squeeze away the maximum amount of performance gain that you can. Different adder structures enables you to perform addition such as for instance serial and structures that are parallel nearly all of projects on the design of high-speed, low-area, or low-power adders. Adders like ripple carry adder, carry choose adder, ahead carry look adder, carry skip adder, carry save adder etc exist adder that is many each with good traits plus some downsides. This project centers on the implementation and simulation of 4-bit, 8-bit and carry that is adder that is 16-bit with VHDL code and contrasted with regards to performance. The simulation is carried out using ModelSim SE 6.3f and actually recorded the performance improvements in propagating the carry and producing the amount when compared with the carry that is original ahead adder created into the technology that is same.

Hardware Details:

• Spartan 3E FPGA

Software Details:

• ModelSim 6.3f.
• Xilinx ISE 12.2 software
• VHDL

Block Diagram:

For more details